BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Silicon Valley Engineering Council - ECPv6.16.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://svec.org
X-WR-CALDESC:Events for Silicon Valley Engineering Council
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20240310T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20241103T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251016T070000
DTEND;TZID=America/Los_Angeles:20251016T170000
DTSTAMP:20260515T041603
CREATED:20250521T030319Z
LAST-MODIFIED:20250521T030319Z
UID:70468-1760598000-1760634000@svec.org
SUMMARY:Grounding and Ground Fault Protection Seminar
DESCRIPTION:This one-day Technical Seminar will cover the fundamentals of grounding\, bonding\, and ground fault protection. The seminar will serve as a primer for engineers and a refresher for experienced engineers. During breaks and lunch there will be opportunities to network with your peers and meet with manufacturers. The registration cost includes a print copy of the Soares Grounding and Bonding 2023 Book (full).\nPlease join us in attending this one-day Technical Seminar which will include an impressive list of speakers from Electrical Reliability Services (a Vertiv Company)\, ETAP\, NEMA\, Cummins\, SEL\, and PG&E. Seminar topics will include:\n– Electrical Grounding Systems – An Overview\n– Ground Grid Design and Electric Shock Protection\n– Grounding Electrode Systems and Service Grounding\n– Grounding Recommendations for On-Site Power Systems\n– Generator Stator Ground Fault Protection\n– Distribution Feeder High Impedance Ground Fault Testing\, Findings\, and Mitigation Strategies\nPlan to attend this timely\, educational Seminar. Registration is now open!\n***** Early-Bird registration closes on June 26\, don’t delay!*****\n(Registration is limited to 100 attendees and must be completed on vTools. No walk-in registrations.)\nSpeaker(s): Steve Park\, Dr. Haijun Liu\, Mike Stone\, Shen Yoon\, Rogerio Scharlach\, James Tuccillo\nAgenda:\n8:00AM-4:30PM (sign-in opens at 7:15AM)\nDoubleTree by Hilton Hotel Pleasanton at The Club\, 7050 Johnson Drive\, Pleasanton\, California\, United States\, 94588
URL:https://svec.org/event/grounding-and-ground-fault-protection-seminar/
LOCATION:DoubleTree by Hilton Hotel Pleasanton at The Club\, 7050 Johnson Drive\, Pleasanton\, California\, United States\, 94588
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251016T070000
DTEND;TZID=America/Los_Angeles:20251016T170000
DTSTAMP:20260515T041603
CREATED:20250521T030320Z
LAST-MODIFIED:20250521T030320Z
UID:70469-1760598000-1760634000@svec.org
SUMMARY:VENDOR TABLE for Grounding and Ground Fault Protection Seminar
DESCRIPTION:*****This vTools link is for purchase of Vendor Tables ONLY! No walk-in registrations.*****\n(Limit of 10 vendor tables so do not delay!)\nThis one-day Technical Seminar will cover the fundamentals of grounding\, bonding\, and ground fault protection. The seminar will serve as a primer for engineers and a refresher for experienced engineers. During breaks and lunch there will be opportunities to network with your peers and meet with manufacturers. The registration cost includes a print copy of the Soares Grounding and Bonding 2023 Book (full).\nPlease join us in attending this one-day Technical Seminar which will include an impressive list of speakers from Electrical Reliability Services (a Vertiv Company)\, ETAP\, NEMA\, Cummins\, SEL\, and PG&E. Seminar topics will include:\n– Electrical Grounding Systems – An Overview\n– Ground Grid Design and Electric Shock Protection\n– Grounding Electrode Systems and Service Grounding\n– Grounding Recommendations for On-Site Power Systems\n– Generator Stator Ground Fault Protection\n– Distribution Feeder High Impedance Ground Fault Testing\, Findings\, and Mitigation Strategies\nPlan to attend this timely\, educational Seminar. Registration is now open!\nSpeaker(s): Steve Park\, Dr. Haijun Liu\, Mike Stone\, Shen Yoon\, Rogerio Scharlach\, James Tuccillo\nAgenda:\n8:00AM-4:30PM (sign-in opens at 7:15AM)\n*****Vendors should be set up and ready by 7:15AM.*****\nDoubleTree by Hilton Hotel Pleasanton at The Club\, 7050 Johnson Drive\, Pleasanton\, California\, United States\, 94588
URL:https://svec.org/event/vendor-table-for-grounding-and-ground-fault-protection-seminar/
LOCATION:DoubleTree by Hilton Hotel Pleasanton at The Club\, 7050 Johnson Drive\, Pleasanton\, California\, United States\, 94588
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251016T113000
DTEND;TZID=America/Los_Angeles:20251016T131500
DTSTAMP:20260515T041603
CREATED:20250930T114820Z
LAST-MODIFIED:20250930T114820Z
UID:77173-1760614200-1760620500@svec.org
SUMMARY:Next Generation Two-photon 3D Printing Technologies
DESCRIPTION:Next Generation Two-photon 3D Printing Technologies\n[]\nAbstract:\nUtilizing a suite of additive manufacturing technologies for applications in responsive and architected materials\, energy storage\, carbon recycling\, microfluidics\, quantum computing\, and inertial confinement fusion\n[]\n[]Speaker:\nDr. Xiaoxing Xia\nStaff Scientist\nLawrence Livermore National Lab\nXiaoxing Xia is a staff scientist at the Lawrence Livermore National Laboratory\, California\, USA.\nHe leads projects in developing next generation two-photon 3D printing technologies to achieve higher throughput\, finer resolution\, and multi-materials printing capability.\nHis team utilizes a suite of additive manufacturing technologies for applications in responsive and architected materials\, energy storage\, carbon recycling\, microfluidics\, quantum computing\, and inertial confinement fusion.\nHe received his PhD in Materials Science from California Institute of Technology and BA in Physics from University of Chicago.\nAGENDA:\nThursday October 16\, 2025\n11:30 AM: Networking\, Pizza & Drinks\nNoon — 1 pm: Seminar\nPlease register on Eventbrite before 9:30 AM on Thursday October 16\, 2025\n$4 IEEE members $6 non IEEE members\n(discounts for unemployed and students )\nSee examplesAdd\nCo-sponsored by: 636940-Santa Clara Valley Section Chapter\,EMB18\nBldg: ==> Use corner entrance: Kifer Road / San Lucar Court ==> Do not enter at main entrance on Kifer Road\, EAG Labs\, 810 Kifer Road\, Sunnyvale\, California\, California\, United States\, 95051
URL:https://svec.org/event/next-generation-two-photon-3d-printing-technologies/
LOCATION:Bldg: ==> Use corner entrance: Kifer Road / San Lucar Court ==> Do not enter at main entrance on Kifer Road\, EAG Labs\, 810 Kifer Road\, Sunnyvale\, California\, California\, United States\, 95051
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251016T120000
DTEND;TZID=America/Los_Angeles:20251016T130000
DTSTAMP:20260515T041603
CREATED:20250905T104846Z
LAST-MODIFIED:20250905T104846Z
UID:77052-1760616000-1760619600@svec.org
SUMMARY:Brain Machine Interface: Challenges and Opportunities
DESCRIPTION:Title: Brain Machine Interface: Challenges and Opportunities\nDate/Time: (PST)- 12:00pm to 1:00pm Thu\, Oct 16 2025\nAbstract: Brain Machine interfaces have the potential to revolutionize therapy for neurological diseases\, because they target the nervous system with high spatiotemporal resolution as opposed to alternative therapies. Next-generation brain machine interfaces will benefit from an implantable neural recording IC with a dense\, high channel count recording array that can be directly matched to a micro-electrode array (MEA) at the pitch of neurons (≈30 µm) to effectively capture spatiotemporal patterns of neural activity at single-cell resolution. These devices must support simultaneous recording from multiple thousands of neurons within the form factor and power budget of a fully implanted device. Hence\, there is a requirement for an architectural paradigm shift to meet the design targets. In this talk\, we will delve into specific challenges and approaches to achieve intended targets.\nSpeaker Bio: Dante G. Muratore received a B.Sc. and an M.Sc. degree in Electrical Engineering from Politecnico of Turin\, Italy in 2012 and 2013\, respectively. He received a Ph.D. degree in Microelectronics from the University of Pavia\, Italy in 2017 in the Integrated Microsystems Lab. From 2015 to 2016\, he was a Visiting Scholar at Microsystems Technology labs at the Massachusetts Institute of Technology\, USA. From 2016 to 2020\, he was a Postdoctoral Fellow at Stanford University\, USA. He is the recipient of the Wu Tsai Neurosciences Institute Interdisciplinary Scholar Award. Since 2020\, he is an assistant professor in the Bioelectronics Section at Delft University of Technology\, Netherlands\, where he leads the Smart Brain Interfaces group. His research focuses on hardware design for brain-machine interfaces\, bioelectronics and machine learning. https://microelectronics.tudelft.nl/People/bio.php?id=690\n(https://ieeemeetings.webex.com/ieeemeetings/j.php?MTID=m6c4a00669d44ad93e2ae92e1ae33c81e)\nhttps://ieeemeetings.webex.com/ieeemeetings/j.php?MTID=m6c4a00669d44ad93e2ae92e1ae33c81e\nMeeting number:(callto:2539 584 0339)Meeting password:ssHu8Gb3rV3\nJoin from a video system or application\nDial 25395840339@ieeemeetings.webex.com\nYou can also dial (callto:173.243.2.68) and enter your meeting number.    To dial from an IEEE Video Conference System: *(callto:1 2539 584 0339)\nTap to join from a mobile device (attendees only)\n+1-415-655-0002\,\,25395840339## United States Toll\n1-855-282-6330\,\,25395840339## United States Toll Free\nVirtual: https://events.vtools.ieee.org/m/490922
URL:https://svec.org/event/brain-machine-interface-challenges-and-opportunities/
LOCATION:Virtual: https://events.vtools.ieee.org/m/490922
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251016T120000
DTEND;TZID=America/Los_Angeles:20251016T130000
DTSTAMP:20260515T041603
CREATED:20250905T104846Z
LAST-MODIFIED:20250905T104846Z
UID:77053-1760616000-1760619600@svec.org
SUMMARY:Brain Machine Interface: Challenges and Opportunities
DESCRIPTION:Title: Brain Machine Interface: Challenges and Opportunities\nDate/Time: (PST)- 12:00pm to 1:00pm Thu\, Oct 16 2025\nAbstract: Brain Machine interfaces have the potential to revolutionize therapy for neurological diseases\, because they target the nervous system with high spatiotemporal resolution as opposed to alternative therapies. Next-generation brain machine interfaces will benefit from an implantable neural recording IC with a dense\, high channel count recording array that can be directly matched to a micro-electrode array (MEA) at the pitch of neurons (≈30 µm) to effectively capture spatiotemporal patterns of neural activity at single-cell resolution. These devices must support simultaneous recording from multiple thousands of neurons within the form factor and power budget of a fully implanted device. Hence\, there is a requirement for an architectural paradigm shift to meet the design targets. In this talk\, we will delve into specific challenges and approaches to achieve intended targets.\nSpeaker Bio: Dante G. Muratore received a B.Sc. and an M.Sc. degree in Electrical Engineering from Politecnico of Turin\, Italy in 2012 and 2013\, respectively. He received a Ph.D. degree in Microelectronics from the University of Pavia\, Italy in 2017 in the Integrated Microsystems Lab. From 2015 to 2016\, he was a Visiting Scholar at Microsystems Technology labs at the Massachusetts Institute of Technology\, USA. From 2016 to 2020\, he was a Postdoctoral Fellow at Stanford University\, USA. He is the recipient of the Wu Tsai Neurosciences Institute Interdisciplinary Scholar Award. Since 2020\, he is an assistant professor in the Bioelectronics Section at Delft University of Technology\, Netherlands\, where he leads the Smart Brain Interfaces group. His research focuses on hardware design for brain-machine interfaces\, bioelectronics and machine learning. https://microelectronics.tudelft.nl/People/bio.php?id=690\n(https://ieeemeetings.webex.com/ieeemeetings/j.php?MTID=m6c4a00669d44ad93e2ae92e1ae33c81e)\nhttps://ieeemeetings.webex.com/ieeemeetings/j.php?MTID=m6c4a00669d44ad93e2ae92e1ae33c81e\nMeeting number:(callto:2539 584 0339)Meeting password:ssHu8Gb3rV3\nJoin from a video system or application\nDial 25395840339@ieeemeetings.webex.com\nYou can also dial (callto:173.243.2.68) and enter your meeting number.    To dial from an IEEE Video Conference System: *(callto:1 2539 584 0339)\nTap to join from a mobile device (attendees only)\n+1-415-655-0002\,\,25395840339## United States Toll\n1-855-282-6330\,\,25395840339## United States Toll Free\nVirtual: https://events.vtools.ieee.org/m/490922
URL:https://svec.org/event/brain-machine-interface-challenges-and-opportunities-2/
LOCATION:Virtual: https://events.vtools.ieee.org/m/490922
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251016T173000
DTEND;TZID=America/Los_Angeles:20251016T190000
DTSTAMP:20260515T041603
CREATED:20251009T120424Z
LAST-MODIFIED:20251009T120424Z
UID:77206-1760635800-1760641200@svec.org
SUMMARY:AI-Enhanced RF/Mixed-Signal Circuits for Reliable Operations
DESCRIPTION:AI-Enhanced RF/Mixed-Signal Circuits for Reliable Operations\nIEEE SSCS Distinguished Lecturer Prof. Vanessa Chen\nAbstract: AI-driven design and optimization are revolutionizing RF and mixed-signal circuits for operation in extreme environments\, including high radiation and wide temperature ranges. This talk explores the use of reinforcement learning (RL) and generative models to improve circuit robustness and adaptability. RL-based self-healing techniques leverage embedded electromagnetic sensors for real-time monitoring and dynamic fault recovery\, while generative models accelerate design space exploration\, enabling resilient and efficient circuit topologies. The presentation will highlight AI-enhanced designs such as adaptive power amplifiers\, PMICs\, and multispectral sensors that enhance performance and reliability in harsh environments.\nSpeaker biography: Vanessa Chen earned her Ph.D. in electrical and computer engineering from Carnegie Mellon University in 2013. Before joining Carnegie Mellon University\, she was affiliated with The Ohio State University. During her doctoral studies at Carnegie Mellon from 2010 to 2013\, she conducted research on algorithm-assisted approaches for improving energy efficiency and ultra-high-speed ADCs with on-chip real-time calibration\, and interned at IBM T. J. Watson Research Center in 2012. Prior to academia\, she held positions as a circuit designer at Qualcomm in San Diego and Realtek\, Hsinchu\, Taiwan\, focusing on self-healing RF/Mixed-signal circuits. Her research focuses on AI-enhanced circuits and systems\, which include intelligent sensory interfaces\, RF/mixed-signal hardware security\, and ubiquitous sensing and computing systems. Dr. Chen has received the NSF CAREER Award in 2019. She has been involved in various technical program committees\, including ISSCC\, VLSI\, CICC\, A-SSCC\, and DAC. She also has served as an Associate Editor for several IEEE journals\, including TCAS-I\, TBioCAS\, and OJCAS. Additionally\, she has contributed as a Guest Editor for TCAS-II and ACM JETC. She is currently an IEEE SSCS Distinguished Lecturer in 2025/2026.\nPlease register to allow for proper planning.\nAgenda:\n5:30pm: Networking\n6:00pm: Talk\n7:00pm: Event ends\nRoom: 101/101A EE\, Bldg: Packard \, 350 JANE STANFORD WAY\, STANFORD\, California\, United States
URL:https://svec.org/event/ai-enhanced-rf-mixed-signal-circuits-for-reliable-operations/
LOCATION:Room: 101/101A EE\, Bldg: Packard \, 350 JANE STANFORD WAY\, STANFORD\, California\, United States
END:VEVENT
END:VCALENDAR