BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Silicon Valley Engineering Council - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Silicon Valley Engineering Council
X-ORIGINAL-URL:https://svec.org
X-WR-CALDESC:Events for Silicon Valley Engineering Council
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20240310T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20241103T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251104T083000
DTEND;TZID=America/Los_Angeles:20251104T153000
DTSTAMP:20260424T023246
CREATED:20251021T123428Z
LAST-MODIFIED:20251021T123428Z
UID:77303-1762245000-1762270200@svec.org
SUMMARY:2025 Silicon Valley Area Workshop on EMC Design of High-Speed Systems (PAID) + FREE Exhibits + FREE TC10 on Signal and Power Integrity mtg
DESCRIPTION:IEEE EMC Chapter is sponsoring the event but no monetary gain is gained or funded by the chapter.\nLocation: Cadence Design Systems\, Bldg 5\, 2655 Seely Ave.\, San Jose\, CA\nRegistration link will bring you to the options of the Paid workshop but also to the Free Exhibit/TC events\n2025 Silicon Valley Area Workshop on EMC Design of High-Speed Systems workshop with Free Exhibit and Free IEEE EMC Technical Committee 10 on Signal and Power Integrity meeting. For more details on the specific agenda including abstract and speakers' bio\, go to https://drive.google.com/file/d/1oHHiBJtyebP1JgqafZF65pR9A0y145uA/view?usp=sharing\nAgenda:\nAgenda\nTable-top Vendor Exhibit in Lobby from 10:20 AM – 2:25 PM\nVendors are still signing up and already include Rohde and Schwarz\, PCB Automation\, Nexperia\, Cadence Design Systems\, PacketMicro\, and Clear Signal Solutions\n8:30 AM Light breakfast and registration\n9:00 AM Welcome remarks and introductions Electromagnetic Compatibility\n9:10 AM EMC Applications of 3D Printable Materials\nDr. Victor Khilkevich\, Missouri Univ. of Sci. and Tech.\n9:45 AM Model-based EMC Analysis and Diagnosis towards Design-for-EMC\nDr. Dipanjan Gope\, SimYog Technology and Indian Institute of Science\n10:20 AM Break and vendor table-top show\n10:45 AM Modeling ESD Protection for High-Speed Applications\nDr. Daryl Beetner\, Missouri Univ. of Sci. and Tech.\n11:20 AM Round Table Discussion – Future directions and challenges in EMC\n11:50 AM Lunch\n12:50 PM Challenges and Opportunity for Data Center Generation and Distributions\nDr. Zhiping Yang\, PCB Automation\n1:25 PM Machine Learning-Assisted Power Delivery Network Design\nDr. Chulsoon Hwang\, Missouri Univ. of Sci. and Tech.\n2:00 PM Break and vendor table-top show\n2:25 PM Challenges with next generation interconnect solutions\nStephen Scearce\, Amphenol\n3:00 PM Round Table Discussion – Future directions and challenges in SIPI for High-\nSpeed Systems\n3:30 PM Happy Hour sponsored by Cadence Design Systems\nIEEE EMC Mini Seminar-Paper Series Sponsored by IEEE EMC Society Technical\nCommittee 10 on Signal and Power Integrity\nSpeakers and papers to be announced. Session will include re-presentation of some\nof the best SI/PI papers from recent conferences.\n4:00 PM End of program\nBldg: 5\, 2655 Seely Ave.\, San Jose\, California\, United States\, 95134
URL:https://svec.org/event/2025-silicon-valley-area-workshop-on-emc-design-of-high-speed-systems-paid-free-exhibits-free-tc10-on-signal-and-power-integrity-mtg/
LOCATION:Bldg: 5\, 2655 Seely Ave.\, San Jose\, California\, United States\, 95134
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251104T180000
DTEND;TZID=America/Los_Angeles:20251104T200000
DTSTAMP:20260424T023246
CREATED:20251024T130344Z
LAST-MODIFIED:20251024T130344Z
UID:77326-1762279200-1762286400@svec.org
SUMMARY:Prescriptive Maintenance in Semiconductor Manufacturing: A Shift from Reactive to Intelligent Systems
DESCRIPTION:Abstract:\nSemiconductor Tool maintenance is a complex task due to process complexity\, process integration challenges\, and customer requirements. Historically\, maintenance strategies have been reactive due to these complexities. Applied Materials has been focused on moving from a generally reactive method of reacting to tool issues to prescriptive methods of maintaining process equipment. This migration is through a combination of advanced anomaly detection techniques which provide low false positives\, methods of translating fail modes into Reactive Useful Life estimates and ultimately prescribing solutions to issues in advance using Generative Artificial Intelligence. This discussion will cover some of the challenges and solutions to this framework.\nSpeaker(s): Mike\,\nAgenda:\n6:00 – 6:30 – Networking and light dinner (for in person attendees)\n6:30 – 7:30 – Talk and Q & A\n7:30 – 8:00 – Wrap up and Networking\nRoom: SCDI 4010\, Bldg: Sobrato Campus for Discovery and Innovation\, Santa Clara University\, 500 El Camino Real\, Santa Clara\, California\, United States\, 95053\, Virtual: https://events.vtools.ieee.org/m/506966
URL:https://svec.org/event/prescriptive-maintenance-in-semiconductor-manufacturing-a-shift-from-reactive-to-intelligent-systems/
LOCATION:Room: SCDI 4010\, Bldg: Sobrato Campus for Discovery and Innovation\, Santa Clara University\, 500 El Camino Real\, Santa Clara\, California\, United States\, 95053\, Virtual: https://events.vtools.ieee.org/m/506966
END:VEVENT
END:VCALENDAR