BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Silicon Valley Engineering Council - ECPv6.17.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://svec.org
X-WR-CALDESC:Events for Silicon Valley Engineering Council
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20240310T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20241103T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251120T073000
DTEND;TZID=America/Los_Angeles:20251121T170000
DTSTAMP:20250805T094840Z
CREATED:20250805T094840Z
LAST-MODIFIED:20250805T094840Z
UID:76825-1763623800-1763744400@svec.org
SUMMARY:IEEE Symposium on Reliability for Electronics and Photonics Packaging
DESCRIPTION:[]\nThis symposium will focus on quantified reliability\, accelerated testing and probabilistic assessments of the useful lifetime of electronic\, photonic\, MEMS and MOEMS materials\, assemblies\, packages and systems in electronics and photonics packaging. This includes failure modes\, mechanisms\, testing schemes\, accelerated testing\, stress levels\, and environmental stresses.\nVisit our website for details\, for our Advance Program\, and to register. https://attend.ieee.org/repp.\nMilpitas\, California\, United States\, Virtual: https://events.vtools.ieee.org/m/495693
URL:https://svec.org/event/ieee-symposium-on-reliability-for-electronics-and-photonics-packaging/
LOCATION:Milpitas\, California\, United States\, Virtual: https://events.vtools.ieee.org/m/495693
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20251120T173000
DTEND;TZID=America/Los_Angeles:20251120T203000
DTSTAMP:20250923T110336Z
CREATED:20250923T110336Z
LAST-MODIFIED:20250923T110336Z
UID:77139-1763659800-1763670600@svec.org
SUMMARY:Modernizing Power System Design with IEC 61850: Breaking Free from Hardware Constraints
DESCRIPTION:The power industry is under pressure to rapidly expand infrastructure to meet growing demands from both consumers and producers. But sticking to traditional design and construction methods may no longer be enough. One of the biggest bottlenecks? Hardware dependencies—like waiting on control wiring or specific components—that delay commissioning and inflate project timelines.\nThis presentation explores how embracing IEC 61850\, a globally recognized standard for power system communication and configuration\, can unlock new efficiencies. By shifting more functionality into software and adopting a standardized\, vendor-neutral approach\, engineers can accelerate deployment\, improve system quality\, and simplify integration.\nWe will demystify the IEC 61850 data model and show how it builds intuitive\, scalable protection and control systems. You will learn how it reduces vendor lock-in\, streamlines troubleshooting\, and supports a more agile design process. Real-world case studies will highlight successful implementations\, and we will share a practical roadmap to help you begin your journey toward a fully digitized power system.\nSpeaker(s): Darren De Ronde\,\nAgenda:\nNo-host social at 5:30pm\nPresentation at 6:00pm\nDinner at 7:00pm\nPresentation continues at 7:45pm\nAdjourn by 8:30pm\nZio Fraedo’s\, 611 Gregory Lane\, Pleasant Hill\, California\, United States\, 94523
URL:https://svec.org/event/modernizing-power-system-design-with-iec-61850-breaking-free-from-hardware-constraints/
LOCATION:Zio Fraedo’s\, 611 Gregory Lane\, Pleasant Hill\, California\, United States\, 94523
END:VEVENT
END:VCALENDAR