BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Silicon Valley Engineering Council - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://svec.org
X-WR-CALDESC:Events for Silicon Valley Engineering Council
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260318T164500
DTEND;TZID=America/Los_Angeles:20260318T180000
DTSTAMP:20260420T050342
CREATED:20260206T094815Z
LAST-MODIFIED:20260206T094815Z
UID:77701-1773852300-1773856800@svec.org
SUMMARY:Chapter Open House and talk on AI Infrastructure
DESCRIPTION:Join us for a talk on how SmartNICs and RDMA Power AI in the Cloud\, and get insights into the state of the Chapter.\nTo understand the network requirements of AI\, we must first address the CPU bottlenecks of traditional general-purpose networking. This talk begins by analyzing why standard TCP/IP processing limits performance and introduces the concept of "Kernel Bypass" and the role of SmartNICs in offloading network processing from the host CPU. We will explore why modern distributed systems have moved toward hardware offloads (like RDMA) to achieve the high throughput and low latency required for accelerator-to-accelerator communication. We will also discuss the specific challenges of running lossless transport protocols over lossy Ethernet\, where congestion and packet drops can cause severe performance degradation ("tail latency") in training clusters. The session concludes by analyzing the architectural design patterns required to optimize flow control and ensure reliable delivery in massive hyperscale environments.\nThis event features a leading industry expert from Google addressing this important topic\, followed by updates on the state of our chapter from the IEEE CIS SCV Chair.\n🎤 Talk 1\nThe Infrastructure of AI: How SmartNICs and RDMA Power the Cloud\nSpeaker: Sujithra Periasamy\, Google\n🎤 Talk 2\nState of the Chapter\nSpeaker: Dr. Vishnu S. Pendyala\, Chair\, IEEE CIS Santa Clara Valley Chapter\nCo-sponsored by: Vishnu S. Pendyala\, San Jose State University\nSpeaker(s): Dewank\, Dr. Vishnu S Pendyala\nRoom: MLK Room 225\, Dr. Martin Luther King\, Jr. Library (SJSU)\, 150 E San Fernando St San Jose\, California 95112\, San Jose\, California\, United States\, Virtual: https://events.vtools.ieee.org/m/537154
URL:https://svec.org/event/chapter-open-house-and-talk-on-ai-infrastructure/
LOCATION:Room: MLK Room 225\, Dr. Martin Luther King\, Jr. Library (SJSU)\, 150 E San Fernando St San Jose\, California 95112\, San Jose\, California\, United States\, Virtual: https://events.vtools.ieee.org/m/537154
END:VEVENT
END:VCALENDAR