BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Silicon Valley Engineering Council - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Silicon Valley Engineering Council
X-ORIGINAL-URL:https://svec.org
X-WR-CALDESC:Events for Silicon Valley Engineering Council
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260325T173000
DTEND;TZID=America/Los_Angeles:20260325T193000
DTSTAMP:20260420T092214
CREATED:20260217T171807Z
LAST-MODIFIED:20260217T171807Z
UID:77776-1774459800-1774467000@svec.org
SUMMARY:Augmented Intelligence for End-to-End Design
DESCRIPTION:Chiplet and disaggregated architectures are rapidly becoming mainstream across applications from edge to server. Yet the resulting design complexity exceeds the capabilities of today’s tools\, flows\, and methodologies—particularly when aiming for highly optimized solutions at scale.\nAugmented Intelligence\, the combination of human expertise and machine intelligence\, offers a transformative approach to this challenge. By assigning strategic\, high-level decision-making to engineers and delegating computationally intensive\, iterative tasks to AI\, this framework enables multi-level and multi-domain optimization. The result is the ability to generate a far greater number of custom-optimized designs with the same resources—delivering competitive products with higher quality and faster time-to-market.\nAt Intel\, in collaboration with partners\, we have developed and deployed Augmented Intelligence solutions spanning silicon to system design and hardware to software design. These efforts have demonstrated efficiency gains exceeding 90% in critical areas. In this talk\, I will share practical examples and key insights from several years of applying Augmented Intelligence to end-to-end design\, highlighting how human–AI collaboration is reshaping the path to innovation.\nThere will not be any recording. Please attend in person.\nSpeaker(s): Olena Zhu\,\nAgenda:\n5:30-6:15pm: Light Dinner/Social\n6:15: Chapter Admin and then Presentation\nRoom: Conf SJ5-1 Lake Tahoe\, Bldg: Building 6\, 2655 Seely Ave\, Cadence\, san jose\, California\, United States\, 95134
URL:https://svec.org/event/augmented-intelligence-for-end-to-end-design/
LOCATION:Room: Conf SJ5-1 Lake Tahoe\, Bldg: Building 6\, 2655 Seely Ave\, Cadence\, san jose\, California\, United States\, 95134
END:VEVENT
END:VCALENDAR